

10/01/99
Jc662 U.S. PTO



STMicroelectronics, Inc.
1310 Electronics Drive
Carrollton, TX 75006-5039
Tel. 972-466-6000

Jc675 U.S. PTO
09/410646
10/01/99

October 1, 1999

THE ASSISTANT COMMISSIONER FOR PATENTS
Washington, D.C. 20231

Re: Inventor(s): Tony Rich, Dave Edwards, and Andrew M. Jones

For: Circuit for Monitoring Information on an Interconnect

Our File No: 99-TK-262

Sir:

Enclosed with this transmittal letter are:


- (1) Subject patent application with unsigned Declaration and Power of Attorney;
- (2) Eight (8) sheets of informal drawings;
- (3) Certificate of Express Mail;
- (4) Check in the amount of \$928.00; and
- (5) Return postcard which we would appreciate your date stamping and returning to us upon receipt.

The total filing fee has been calculated as follows:

Basic fee	=	\$ 760.00
5 claims in excess of 20 (\$18 each)	=	90.00
1 independent claim in excess of 3 (\$78)	=	<u>78.00</u>
Total filing fee	=	\$928.00

I authorize the Commissioner to charge any additional fees which may be required, or credit any overpayment to Account No. 19-1353. A duplicate copy of this sheet is enclosed.

This application is to be assigned to STMicroelectronics Ltd., 1000 Aztec West, Almondsbury, Bristol, BS12 4SQ, United Kingdom.


Jeffrey D. Moy

Reg. No. 39,307

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Docket No. 99-TK-262

In Re Application of:

Tony Rich, Dave Edwards, and Andrew M. Jones

For: Circuit for Monitoring Information on an Interconnect

CERTIFICATE OF EXPRESS MAIL

I hereby certify that the following correspondence is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Box Patent Application, Washington, D.C. 20231, on October 1, 1999:

1. Patent Application
2. Eight (8) pages of informal drawings
3. Unsigned Declaration and Power of Attorney
4. Check in the amount of \$928.00
5. Return Postcard
6. Transmittal Letter in Duplicate



Signature of person mailing paper or fee

Certificate No.: EL080821183US

99-tk-262 92733

FREEZING OF BUS MASTERS

5 **TITLE OF THE INVENTION**

CIRCUIT FOR MONITORING INFORMATION ON AN INTERCONNECT

10 **FIELD OF THE INVENTION**

The present invention relates to a circuit for monitoring information on an interconnect. In particular, but not exclusively, the interconnect may be a bus in an integrated circuit.

BACKGROUND TO THE PRESENT INVENTION

Integrated circuits are often provided with debug circuitry which allows the integrated circuit to be debugged. The integrated circuit usually comprises a bus and a plurality of modules connected to the bus which put packets onto the bus. The debug circuitry is one of these modules. The modules also usually include a CPU. In order to operate, the debug circuitry is arranged to receive information from an external tool, put that information onto the bus and to check the response to that information or to output the response to the external tool. The debug circuitry can also carry out internal checks within the integrated circuit.

However, these known circuits have a problem. If the external circuitry identifies that there is a problem with a module, it is difficult to identify what has caused the problem in that module. This is because the module issuing the information causing the difficulty will continue to put information onto the bus. This means that the information in the module may have significantly

changed by the time that the module is looked at. This makes it difficult to ascertain why the module in question has caused the problem.

5 SUMMARY OF THE INVENTION

It is an aim of embodiments of the present invention to address the difficulties of the known arrangements.

- 10 According to one aspect of the present invention, there is provided a circuit for monitoring information put onto an interconnect by one or more modules, said circuit comprising circuitry for determining if the information on the interconnect matches one or more conditions; and circuitry for preventing a
15 module from putting further information onto said interconnect if it is determined that information on the interconnect matches said one or more conditions.

- According to a second aspect of the present invention, there is
20 provided a method comprising the steps of monitoring information on an interconnect, the information being put onto the interconnect by one or modules; determining if the information on an interconnect satisfies one or more conditions; and preventing a module from putting information onto an interconnect if it is
25 determined that the information satisfies one or more conditions.

BRIEF DESCRIPTION OF THE DRAWINGS

- For a better understanding of the present invention and as to how
30 the same may be carried into effect, reference will now be made by way of example to the accompanying drawings in which:

- Figure 1 shows a block diagram of a processor embodied as an integrated circuit connectable to an external memory;
35 Figure 2a and 2b show the structure of request and response packets put onto the bus of Figure 1;

Figure 3 shows a block diagram of the relationship of the bus analyser, debug module and bus of Figure 1;

Figure 4 shows a block diagram of the bus analyser of Figure 3;

Figure 5 shows the interface of the bus analyser of Figure 4 in

5 more detail;

Figure 6 shows the watch point comparator of Figure 4 in more detail;

Figure 7 shows the watch point buffer and watch point buffer controller of Figure 4 in more detail;

10 Figure 8 shows a first controller of Figure 4 in more detail;

Figure 9 shows a second controller of Figure 4 in more detail;

and

Figure 10 shows the debug module of Figure 1 in more detail.

15 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS OF THE PRESENT INVENTION

Figure 1 illustrates an integrated circuit or chip 2 according to an embodiment of the present invention. On the chip 2, one or
20 more CPU modules 12 are provided. The or each CPU module 12 has a plurality of execution units as well as cache memory and memory management units.

The chip 2 also has a number of other modules 14 to 20. These
25 modules 14 to 20 allow communication to occur with elements external to the chip 2. For example, the first module 14 may be an external memory interface which allows the chip 2 to interface within an external SDRAM. A second module 16 also provides an external memory interface with, for example, a flash memory. A
30 third module 18 may take the form of a PCI bus interface which allows an interface between a bus 22 of the chip 2 and an external PCI bus. The fourth module may be a timing module 20 which allows timing signals to be output and/or received from external devices.

35

It should be appreciated that the modules can take any suitable form and that the four examples described hereinbefore can be replaced by any other suitable modules. The modules which have

been described have allowed an interface with an external device, which is not part of the chip 2. One or more of the modules may not be connected to an external device and may therefore provide a function within the chip. More or less than four modules can be
5 provided. One or more modules may be provided externally of the integrated circuit which are able to access the interconnect.

The chip 2 also includes a debug module 23. The debug module 23 is connectable to an external debug tool 25 which assists in the
10 debugging of the chip 2.

The debug module 23, the CPU module 12 and the first to fourth modules 14 to 20 are all connected to the bus 22. Connected between each module and the bus 22 is a respective port 26. These
15 ports 26 act as a gateway between the respective module and the bus 22. The ports 26 are each connected to an arbiter 28. The arbiter 28 receives information from each of the ports 26. This information allows the arbiter 28 to arbitrate between the requests and responses and to allow one or more of these requests
20 and responses to have access to the bus 22 in a given cycle.

The arbiter 28 can use any suitable method of arbitration. The arbitration carried out by the arbiter 28 can take into account the one or more characteristics of the request or response. For
25 example one or more of the following factors can be taken into account:

- Is the packet to be put onto the bus a request or a response;
 - The type of the request and/or the type of response;
 - 30 The destination of the request or response;
 - The availability of the destination of to receive the response and/or process the request; and
 - The source of the request or the response.
- Alternative embodiments of the invention may use none, some or
35 all of these factors in arbitrating between these requests. Additional factors may be taken into account.

The bus 22 is a split transaction bus which has one or more

request buses or bus segments and one or more response buses or segments. All of these buses can carry packets at the same time. There may be different or the same number of request and response segments. However, in alternative embodiments of the present invention, the bus is not a split transaction bus.

The structure of the bus messages will now be described with reference to Figures 2a and 2b. Figure 2a shows the format of a request packet. The request packet has a first field of F1 of 32 bits. The first 8 bits A are used by the bus 22 to identify the destination (usually one of the modules) and thus route the packet. The remaining 24 bits B, which are sometimes referred to as the address, are used by the destination module to identify a location within that module or a function of that module. The second 24 bits B are not used by the bus 22 in order to route the packet.

The request packet also includes an 8 bit source field F2 which identifies the source of the request. In other words, information identifying the module from which the request originates is included. This 8 bit address can take the same format as the 8 bit address A at the head of the packet. This information may be used to route a response back to the source of the request.

The packet also has an 8 bit field F3 which identifies the type of transaction. In other words, this 8 bit field contains the op-code. One of the bits of the op-code field defines the packet as being a request packet or a response packet. For other bit positions in the op-code field F3 of the request packet, the size and type of the transaction are defined. For example, the code might define the transaction as being a read or a write transaction if the request packet is intended for a memory interface module or a similar module.

The request packet also includes a transaction identifier field F4 which is 8 bits wide. This field is used to identify the transaction number. This allows related transactions to be processed in the correct order.

The request packet may also include a data field F5, which contains data for the transaction. Only some types of request packets, such as write packets, will contain data.

5

The response packet will now be described with reference to Figure 2b. The response packet does not have the same address field as a request packet but rather has the 8 bit source field from the request packet as its address in its first field F6.

10 This is used to route the response packet back to the module which issued the request. The response packet also has a second 8 bit field F7 which includes an 8 bit opcode. One of the bits of this field will define the transaction as being a response. For responses, only one other bit of the opcode is used and this
15 indicates if the response is a valid response or an error response.

The packet may also include in field F8 n bits of requested data for example in the case of a read request being issued by the
20 requesting module. Not all response packets will include data.

Finally, the request packet also includes a transaction identity field F8 which provides transaction identification information. This information may allow related response packets to be sent
25 consecutively on the bus if required.

It should be appreciated that the request and response packets shown in Figure 2a and 2b may be replaced by any other suitable packet structure which may have different fields, additional
30 fields or only some of the fields shown in the figures. The order of the fields in the packets shown in Figures 2a and 2b may be different in different embodiments of the present invention.

Embodiments of the present invention can be implemented in
35 systems where the requests and responses are not in a packet format. A transaction comprises a request and the response to that request.

The arbiter 28 is arranged to observe the request or response packets issued by each of the modules from the respective ports 26. In one preferred embodiment of the present invention, the arbiter will observe the entire request or response packet.

5 However, in alternative embodiments of the present invention, the arbiter may only observe certain fields of the request and response packets. In some embodiments of the present invention, more than one request and response packet may be presented at a given port at the same time.

10

In addition to carrying out its normal arbitration functions, the arbiter 28 also provides a bus analysing function in conjunction with elements of the debug module 23. The bus analysing function provides the ability to debug system functions involving bus transactions. A bus transaction comprises a request and its associated response. However, it should be appreciated, that the bus analyser can be used other than in a debug context. For example, the bus analysing function could be used to detect certain events and to generate control signals in response to those events or to provide detection signals which can be used by other elements of the chip or by elements external to the chip.

15

20

The bus analysing function provided by embodiments of the present invention allows a transaction or part of transaction (for example a response or a request packet) satisfying one or more criteria to be detected, the capture that transaction if required and the prevention of the module issuing the packet satisfying the criteria from putting any further packets onto the bus, if required.

25

30

Reference is now made to Figure 3 which schematically shows the bus 22, a bus analyser 40 and the debug module 23. The bus analysing function is provided by the bus analyser 40 which is part of the arbiter 28 and the debug module 23. The elements defining the bus analysing function may be alternatively provided in a separate module, totally in the arbiter 28, totally in the debug module 23, or in any other suitable location or locations. In preferred embodiments of the present invention, the bus

35

analysing function is provided by the arbiter 28 and the debug module 23. This is because the registers and the like can be part of the debug module address space. In some embodiments of the invention, it may be complex to give the arbiter an address for the bus analyzer function as this could complicate the arbitration performed.

As can be seen from Figure 3, the bus analyser 40 receives request and response signals from the bus 22. These signals, in preferred embodiments of the present invention are the signals which have been allowed onto the bus following arbitration and comprise a response or a request packet.

The bus analyser 40 is connected to the debug module 23 by two dedicated connections 42 and 44. In other words, the bus analyser 40 does not use the bus 22 in order to send and receive information from the debug module 23. Each of the two connections 42 and 44 between the bus analyser 40 and the debug module 23 is a two way connection. The information which is transferred via these connections will be described in more detail hereinafter.

A block diagram of the analyser is shown in Figure 4. The elements shown in Figure 4 are provided in order to watch for one condition or watch point. If more than one condition is to be watched for, separate circuitry should be provided for each condition. The circuitry shown in Figure 4 can look at the response bus and the request bus at the same time. However, if a match or hit is detected both from the response and request bus, only one of the packets is subject to the further bus analysing functions. Where the response or request bus comprises more than one segment, only one segment may be considered at the same time. In alternative embodiments of the invention, the circuitry is able to deal further with both a response packet and a request packet if a hit occurs at the same time. This may require the duplication of at least some of the circuitry. More than one segment of the response and/or request bus may alternatively be considered at the same time.

In alternative embodiments of the present invention which use a split transaction bus, only one of the request part of the bus and the response part of the bus may be looked at by the circuitry at one time. If the request part of the bus and the response part of the bus are to be looked at the same time, there may be at least partial duplication of the circuitry.

The number of watch points which are monitored at the same time as well as the number of bus segments which are monitored at the same time will depend on the space available on the chip. The more watch points and/or bus segments which are monitored at the same time, the more space that is required on the chip. It has been found that in practice the monitoring of two watch points and one response segment and one request segment at the same time provides useful results without taking up too much space on the chip. However other numbers of watch points and/or segments may be monitored at the same time.

The bus analyser 40 does not make any distinction between the request part of the bus and the response part of the bus. However, in alternative embodiments of the present invention, the bus analyser may know if a given signal is a request signal or a response signal. This may be from the op-code field in the respective packets or may be provided in a separate manner. If a distinction is made between the different types of packets, these packets may be processed differently.

The response and request packets which are on the bus 22 are observed by an interface 46. This interface 46 is shown in more detail in Figure 5. The input signals from the bus 22 are buffered in a buffer 100. The clocking in of the signals into and out of the buffer 100 is controlled by a clock signal 102. The buffer is provided as it may take some time for the signals from the bus 22 to be received by the interface block 46. In particular, in some embodiments of the present invention, the signals from the bus may only be received shortly before the next rising clock edge. The buffer 100 delays the received response and request packets by one clock cycle. As explained

hereinbefore, the signals observed by the interface 46 are those which have been allowed onto the bus. The arbitration function provided by the arbiter 28 will have therefore been previously performed on those signals.

5

The interface 46 is connected to a watch point comparator 48 and a watch point buffer 52. The watch point comparator will now be described with reference to Figure 6.

10 The watch point comparator 48 receives the stored signals from the buffer 100 of the interface 46 from the segments of the bus which are currently being monitored. Accordingly, the signals may relate to a request and a response. The request signals from the interface 46 are input to a first comparator 104 and the response
15 signals are input to a second comparator 106. The first and second comparators 104 and 106 receive information from the watch point control register 54. The watch point control register provides the comparators with match conditions via input 108. Examples of these match conditions will be discussed hereinafter.

20

The comparators 104 and 106 compare the request and response packets with the match conditions to determine if there is a match or hit.

25 The output of the first and second comparators 104 and 106 are connected via outputs 110 and 112 respectively to the watch point buffer controller 50 (which is shown in Figure 4 and which will be discussed in more detail hereinafter). The output provided by the comparators 104 and 106 will indicate whether or not there
30 has been a match or hit. One or both of the comparators can detect a match at the same time. One of the response and request packet is given a higher priority. In the event that a match is detected at the same time, the one of the request and the response having the higher priority is selected and the other of
35 the request and response is discarded.

The output 111 of the interface 46 is connected to the watch point buffer 52, as mentioned hereinbefore. The watch point

buffer is illustrated in more detail in Figure 7. The watch point buffer 52 comprises a multiplexer 114 and a buffer 118. The multiplexer 46 receives one input from the interface 46 and a second input from the output of the buffer 118. The buffer 118 is
5 controlled by a clock input 120.

The multiplexer 114 is controlled by a control signal 122 from the watch point buffer controller 50. The watch point buffer controller 50 controls the multiplexer 114 to select one of the
10 first and second input signals 111 and 116. When a hit is detected, the watch point buffer controller 50 provides a control signal which controls the multiplexer 114 to select the input 111 from the interface 46 to provide the response or request packet associated with the hit. This allows the packet or part thereof
15 associated with the hit to be stored in the buffer 118. The buffer 118 is controlled to output the signal received from the interface 46 to a first controller 56 via connection 124.

The connection 124, is, in one embodiment of the present invention, narrower than the width of the buffer 118. Accordingly, the information from the buffer 118 has to be output over more than one cycle. When the buffer 118 outputs the packet at a first clock cycle, the same information is fed back by the second input 116 to the multiplexer 114. Part of the packet is
20 output to the first controller 56 via connection 124. The multiplexer 114 is controlled by the buffer controller 50 to select the second input 116. This allows the same packet to be written again into the buffer 118 so that it is present in the buffer in the next clock cycle. The remainder of the packet can
25 then be received by the first controller 56. The second input 116 is not selected if the last part of the packet is being output to the first controller 56. The buffer 118 is now emptied of the information relating to a given packet.
30

35 In alternative embodiments of the present invention, more than two cycles may be required to transfer all of the contents of the buffer to the first controller. Alternatively, the interconnect between the buffer 118 and the controller 56 may be wide enough

to transfer the contents of the buffer in one cycle.

The watch point buffer 52 is arranged to capture or store part of a request or response packet when a watch point is detected and the associated action (described in more detail hereinafter) is to capture the transaction. All or only part of the request or response packet causing the hit can be captured. The part of the request or response packet which is captured is referred to as a token. In alternative embodiments, the entire transaction, that is the request and associated response packet, or parts of the request and response part of the transaction may be captured.

In one embodiment of the present invention, the token for requests comprises:

15 Opcode (8 bits);
 Destination (first 8 bits of the address);
 Address (21 of the bottom 24 bits of the address);
 Source identification (8 bits);
 Transaction identification (8 bits);
 20 Mask (8 bits); and
 One 64 bit word of data written, if present. If the request had multiple words of data, only the first data word is captured. In alternative embodiments of the present invention, all the words of data may be captured.

25 The captured token for response packets may comprise:
 Opcode (8 bits);
 Source of the original request (8 bits);
 Transaction identification (8 bits); and
 30 One 64 bit word of data read, if present. If the response has multiple words of data, only the first word is captured.

Not all tokens include data. Examples of this include packets which relate to store responses and load responses.

35 In alternative embodiments of the invention where only part of a packet is captured, different information may be stored. In alternative embodiments of the invention, the information to be

captured may be defined in the action associated with the detection of a hit so that different watch points require different information to be captured.

- 5 The watch point buffer 52 is memory mapped. This means that if the action associated with the detection of a hit, the debug module is able to directly read the contents of the watch point buffer. This is described in more detail hereinafter.
- 10 The watch point buffer controller 50 is, as described hereinbefore, connected to the watch point comparator 48 and the watch point buffer 52. The watch point buffer controller is also connected to a second controller 58 and the watch point control registers 54. The watch point controller 50 advises the watch
- 15 point control registers 54 and the first controller 58 of the status of the watch point buffer via connection 126. The buffer 118 can be empty, full or frozen. If the buffer is frozen, the information contained in the buffer is not discarded.
- 20 If no hit is detected, the buffer controller 50 disables the multiplexer 114 so that it selects neither the first nor the second inputs 111 or 116 and the received packets are effectively discarded. This is if the buffer has not previously been frozen.
- 25 The watch point buffer controller 50 receives an enable signal via connection 128 from the second controller 58. If the enable signal has one value, the buffer controller will enable the watch point buffer if required. If the enable signal has the other value, the buffer controller 50 will not allow the first or
- 30 second input to the multiplexer 114 to be selected so that nothing can be stored in the buffer 118.

- 35 The watch point buffer controller 50 advises the second controller 58 when a watch point has been detected via connection 130. The second controller 58 provides a control signal to the watch point buffer controller 50 via connection 132 to control the freezing of the watch point buffer in response to a watch point being detected. As will be discussed hereinafter, certain

watch points when detected have an associated action which requires the buffer 116 to be frozen. The buffer 118 is prevented from receiving any new packets when frozen by the buffer controller 50 controlling the buffer 118. The contents of the
5 buffer 118 are also not discarded.

Finally, via connection 134, the second controller 58 provides a control signal to the watch point buffer controller to control the unfreezing of a previously frozen watch point buffer 52. In
10 practice, this means that the buffer can receive a new packet. The contents of the frozen buffer are effectively discarded. These signals will be discussed in more detail hereinafter. It should be appreciated that the connection between the watch point buffer controller and the second controller 58 can take any
15 suitable format.

Reference is now made to Figure 8 which shows the second controller 58 in more detail. The second controller 58 has a state machine 136 which is connected to the watch point buffer controller 50 via the signals described hereinbefore. The second
20 controller 58 also has a word select decoder 138.

The second controller state machine 136 is connected to the watch point control registers 54. The control registers 54 supply the
25 state machine with a watch control register unfreeze buffer signal via line 140. This advises the second controller 58 if the buffer is frozen. The watch point control registers 54 receive from the second controller state machine 136 a signal via line 142 which causes the watch point buffer freeze control to be
30 locked. This signal causes the buffer 52 to be frozen.

The second controller state machine 136 is connected to the debug module 123. In particular, the debug module provides the second controller state machine 136 with the following signals via lines
35 142 to 152 respectively:

1. Basic enable signal (142) -- This enables the bus analyser 40 when high to carry out the described functions. When the

signal is low, the bus analyser 40 is disabled.

2. Action interrupt (146) -- If an action associated with the detection of a hit or match is ``interrupt'', the debug module 23 sends this control signal to the bus analyser 40 to allow this function to be performed. The interrupt action is explained in more detail later.
3. Action trace (148) -- If an action associated with the detection of a hit or a match is ``trace'', the debug module 23 sends this control signal to the bus analyser 40 to allow this function to be performed. The trace action is explained in more detail later.
4. Full but specific hit (150) -- This signal is sent if a hit has occurred but that the debug module does not have the capacity to deal with this hit. Typically, this will occur if hits occur in successive clock cycles as each hit may take two clock cycles or more to be processed.
5. Grant (152) -- This is sent in response to a request signal from the state machine and confirms that the request for access to the debug module 23 can proceed. This request can follow a hit.

The second controller state machine provides the debug module 23 with the following signals via lines 154 to 160 respectively:

1. Specific hit (154) -- This is provided when a specific hit occurs. A specific hit is where the precondition and match conditions (described hereinafter) have been satisfied.
2. Request (156) -- This is the request referred to with respect to the grant signal on line 152.
3. Hit (158) -- This provided when the match conditions have been satisfied, regardless of whether all the preconditions have been satisfied.
4. Packet Loss (160) -- this indicates if a packet has been lost. This will occur if there has previously been a hit and the bus analyser 40 is still processing the packet associated with that hit. Until the bus analyser 40 has finished dealing with the packet associated with the hit,

the subsequent packets will be lost although it can still be determined if those packets cause a hit.

5 The word select decoder 138 receives a signal from the output of the watch point buffer 52 via connection 163. The word select decoder 138 decodes the packet signal and provides data contained in the signal to the debug module 23 via connection 162. The word select decoder is required where the width of the interconnect between the bus analyzer and the debug module 23 is less than the
10 size of the buffer. The word select decoder will select which bits are to be transferred from the buffer, written to or read from registers containing the match information. The word select decoder can be omitted if the interconnect between the bus analyzer and the debug module is at least as wide as the buffer and/or the registers.
15

Reference will be made to Figure 9 which shows the watch point control registers 54 and the first controller 56 in more detail.

20 The watch point control registers 54 define the match conditions the occurrence of which is being monitored. The conditions can be as follows:

25 Bus transaction type - opcode values and opcode masks allow any type of response or request packet to be matched.

Source identity identification - that is the identity of the source device of the request or the effective destination for a response. This is also maskable.
30

Destination device identification - that is the first eight bits of the address and is only applicable to the response packets. This is maskable.

35 The remaining 24 bits of the address field are also matchable within the start and end of the range defined by this field. In other words, anything in this field is matchable.

It is therefore possible to watch for requests or responses intended for a particular destination or from a particular source, types of message such as in the case of a response packet if it is a normal or an error response, and in the case of a request packet for a particular type of request packet. It is also possible in some embodiments of the present invention to look for requests or responses intended for particular functions or locations within a module. In other words, it is possible to check that all or only some specified bit in a packet match the defined match conditions. In other words, the match conditions may require some or all the bits in a packet to match predefined values.

A summary of the typical timings now follows:

1. detection of a hit -- one clock cycle
2. detection of a hit and signalling of the hit to the debug module -- two clock cycles
3. detection of a hit and the initiation of the direct transfer - two clock cycles
4. transfer of a captured token -- three or four clock cycles.

In preferred embodiments of the present invention, the following information is stored:

- preconditions - that is an external precondition, basic enable or chain latch (this is in the debug module 23);
- match conditions (this is in the watch point registers 54);
- actions - this is the action which has to be performed or occur when a match condition is detected and the preconditions have been satisfied. In other words, the actions define the response to the identification of a given watch point. When it is determined that a match or hit has occurred, the action defined in the register is carried out. (The actions are generally stored in the debug module 23 but the bus analyser will also contain some information relating to the actions.)

The preconditions can include one or more of the following conditions:

Is the bus analyser enabled? If the bus analyser is not

enabled then the comparator does not carry out a comparison operation.

Has the event counter reached a given count? For example, a given condition will only provide a full hit if that condition or
 5 another condition has occurred a predetermined number of times. A hit may have to occur a predetermined number of times before an associated action will occur.

Has a specific chain latch or latch been enabled in the debug module 23. This is representative of a certain condition
 10 has previously occurred or having first occurred. The condition may have occurred anywhere on or off chip.

The match conditions which are stored in the watch point registers 54 can look at one or more of the following conditions
 15 at the same time.

Address -- this is defined by an address range.

Source -- this is defined by a value, values or range of values. A mask can be used.

Packet destination -- this is defined by a value and a mask.

20 Transaction opcode -- this is defined by a value and a mask.

The watch point registers 54 have separate destination (the first eight bits of the address field) and address (the last 24 bits of the address field) fields. The first eight bits are matched
 25 against a destination value field with a mask if necessary. For example if a specific destination is looked for then all eight bits must have the specified bits. If a number of destinations will satisfy the match requirement then a range of values are specified. In practice, this means that some of the values of the
 30 destination field are not important in determining the match and can therefore be masked. The last 24 values of the address can be matched against an address range specified by start and end register fields.

35 Responses do not contain an address and accordingly when the opcode field in the watch point control register specifies a response, the address and destination field values in the watch point control register are ignored by the use of masking.

As discussed hereinbefore, the response and request packets both contain the source identification. The watch points defined in the watch point register 54 can thus look for a specific source,
 5 a subset of sources or any source.

In order for a specific hit to occur, the preconditions and the match conditions must both occur.

10 The actions can be divided into two different categories, a general category and a specific category.

The following actions fall into the general category and are stored in the debug module 23:

15 Reset of all performance counters 318 in the debug module 23. When a given hit or the nth occurrence of the given hit occurs the counters may be reset;

 Increment a performance counter 318 in the debug module 23. This may be done if a given hit has to occur n times before a
 20 specific hit occurs;

 Decrement an event counter 316 in the debug module 23;

 Set/clear a chain latch 314; and

 Control the state of the trigger out pin of the chip via circuit 320.

25

The outputs from the bus analyser are received by a circuit 322 which in response to the received signal determines which general action is required and provides a control signal to one or more of the chain latches 314, the event counters 316, the performance
 30 counters 318 and the circuit 320 which has a trigger latch and controls the state of the trigger out pin of the chip.

The following actions fall into the specific category and are stored in the watch point register 54 in the bus analyser 40 or
 35 in the debug module:

 Freeze the source of a packet on detection of a hit (debug module 23);

 Generate a trace message on detection of a hit, using the

captured token (watch point register 54);

Capture the token and raise a debug interrupt (watch point register 54).

- 5 The specific actions will now be described in more detail. One action is the capture of a packet in order to enable a trace message to be generated. The trace message may be forwarded to any module on chip or off chip. For example the trace message can be forwarded to the debug module. If a packet is to be captured,
- 10 the packet which caused the hit or match is stored in the watch point buffer 52 as described hereinbefore. The packet stored in the watch point buffer 52 is output to the debug module 23. The debug module 23 is shown in Figure 10. This packet is stored in the debug module 23 in capture buffer circuitry 300 and in
- 15 particular in a trace data latch 302. The elements of the debug module 23 can be seen in more detail in Figure 10. The trace data latch is input to a multiplexer 304. The multiplexer 304 also receives an input from a further buffer 306 which receives a trace bus from a watch point controller of the CPU module 12. The
- 20 output of this multiplexer 304 is input to a trace message generator 308. This may be provided in conjunction with the freeze action.

- In response to the capture of a packet or a part thereof, a trace
- 25 message can be generated. This trace message may include information on the bus transaction. The trace message can be written to a FIFO 310 or other suitable store in the debug module 23. In alternative embodiments of the present invention, the FIFO or other suitable store may be at any other suitable location on
- 30 the chip or off the chip. This trace message is then used to assist in the debugging of the chip 2. In preferred embodiments of the present invention, the debug module 23 will determine the destination of the trace messages.

- 35 An alternative action which is possible is the generation of a debug interrupt to a specific CPU or CPUs which will invoke a debug handler. The interrupt may be provided to any module on or off chip. In this mode, the capture buffer captures the

associated token and this is read by the debug module 23. In this mode, no trace generation is possible. When an interrupt is detected, the cause of the interrupt can be determined. The interrupt circuit 324 of the debug module 23 reads the captured token and uses this information to determine the cause of the interrupt. This contrasts with the trace message capture where the bus analyser 40 outputs the captured token to the debug module. In the interrupt action, the debug module 23 reads the captured token in the capture buffer 52. The token is stored in the buffer until it is no longer required, that is the buffer is frozen. In this mode the debug module 23 will send an interrupt signal 326 to the CPU 12. The interrupt circuit 324 and the interrupt signal 326 are shown in Figure 10. The debug handler will unfreeze the buffer as required.

Another action which the bus analyser may take is to stop a specific bus initiator (that is one of the modules) from making any further bus requests or responses. In other words, any of the modules which make bus requests or responses can be prevented from making any further bus requests or responses. This is achieved by controlling the arbiter 28 to not allow requests or responses from the module to win access to the bus. This has the effect of freezing the module.

It should be appreciated that in some embodiments of the invention, only some types of module can be frozen. For example in one embodiment of the invention, it is not possible to freeze the CPU module 12. It is also possible to partially freeze a module so that it is prevented from putting requests onto the bus but can put responses onto the bus or vice versa.

As described hereinbefore, the capture buffers can also be frozen if a hit is detected and the action is to freeze.

The freezing action of the module may also occur when the watch point which is detected causes a debug interrupt in the debug module 23. This can occur at anytime by software by writing to a freeze register.

The freeze action allows the debug module 23 to read any number of registers or memory locations after a watch point hit has been detected, without the possibility that the values are changed by the now frozen module.

A field is defined which has a number of bits sufficient to allocate a different value to each different module. For example if the field has 4 bits, up to 16 modules can be provided. In preferred embodiments of the invention, there may be no correlation between the module number defined by this field and its assigned 8 bit address (at the beginning of the address field) used to route the packets on the bus. In preferred embodiments of the invention, the relationship between the address used to route the packets is the module number implementation specific and is known by the person who sets up the watch points.

The status of each module, that is whether it is frozen or not is stored in the freeze register 312 in the debug module. If a '1' value is stored as the bit of the register for a given module, then that module is frozen. Likewise if a '0' value is stored in the register, then the module associated with that bit is not frozen. The '1' value can of course represent a non frozen state and a '0' value a frozen state in alternative embodiments of the present invention. The arbiter 28 will read the values in this register and will only allow requests or responses from modules which are not frozen to win access to the bus.

When a watch point action is freeze and there has been a hit, the bit of the register associated with the module which caused the hit is updated to the freeze value. The debug module 23 or any other module such as the CPU or even the external tool connected to the debug module is able to read this register. Additionally, the debug module 23 can unfreeze a module simply by writing the unfrozen value into the bit of the register associated with the module. The debug module can also cause a module to be frozen by writing the freeze value into the bit of the register associated

with that module. This may be independent of the bus analyser 40. It should be appreciated that in some embodiments of the invention, the freeze buffer can be written to in order to change the status of a module. In other words a module can be frozen or unfrozen simply. This mechanism can be used independently of the bus analyzer, in some embodiments of the present invention.

The register can be accessed by any suitable module on or off chip in a nonintrusive manner.

A similar freeze register 313 is provided for the buffer 52 to control whether or not it is frozen. To unfreeze buffer 52 the unfreeze value is written into the register. Likewise to freeze the buffer 52, the freeze value is written into the registers.

The precondition and general action registers are in the debug module along with the freeze bus master action. The bus analyser 40 knows about the basic enable flags generated by the debug module 23, contains the specific match registers and knows about some of the actions such as interrupt and trace.

In alternative embodiments of the present invention, the analyser may use the 8 bit source address as the module identity.

In alternative embodiments of the invention, one or more modules other than the source of the packet causing the freezing action may be also frozen or may be frozen instead of the source of the packet causing the freezing action. In the case of response packets, the source of the response packet and/or the source of the request packet in response to which the response packet has been generated may be frozen.

In alternative embodiments of the present invention, more than one action may be associated with a given watch point. In preferred embodiments of the present invention, only one action is associated with a given watch point.

Those values which are maskable may be omitted in the comparison

carried out by the comparator for certain types of packet. If more than one watch point is to be monitored at the same time, a watch point comparator will be provided for each watch point. This may require duplication of some circuitry, although in preferred embodiments of the invention, sharing of some or all circuitry may be possible. The watch point comparators 104 and 106 may look for the same or different watch points.

The first controller 56 has a first controller state machine 55.

10 The first controller state machine 55 is connected to the debug module 23. The first controller state machine 55 (see Figure 9) receives the following signals from the debug module 23 via lines 170 to 176 respectively:

- 15 1. Request (170) -- This for requests from the debug module 23.
2. read/not write (172) -- This signal indicates if the contents of the watch point registers 54 are to be read or written to.
- 20 3. Debug module data (174) -- This is for data from the debug module being written to control registers or being read from control registers. This data allows the values in the watch point registers 54 to be changed or allows the operation of the first state machine to be changed if required.
- 25 4. Debug module valid (176) -- This enables the three above signals.

The first controller state machine 55 sends the following signals to the debug module 23 via connections 178 to 184 respectively:

1. Grant (178) -- This is issued in response to the request received from the debug module.
2. End of process (180) -- This indicates that the watch point registers have been updated.
- 35 3. Valid (182) -- This signal enables the signals from the first controller state machine.
4. Data (184) -- This allows the bus analyser to provide the

debug module with information received from a register byte select decoder 186.

The first controller state machine 55 is also connected to a register byte select decoder 186. The register byte select decoder 186 is connected to the watch point control registers 54. The register byte select decoder 186 selects either the watch point control registers containing the match conditions or the watch point buffer control registers. The decoder also receives the watch point buffer freeze control signal on line 142, as discussed previously. The second controller 58 receives the watch point controller unfreeze signal via line 140 from the register byte select decoder 186, as discussed previously. The register byte decoder is connected to the watch point buffer via connection 190 and associated control registers from which the contents of the buffer can be accessed.

The register byte select decoder 186 is connected to the first controller state machine 55 via connections 194 and 196. These connections allow data to be written into the register 54 and data to be read out of the registers 54 respectively. The register byte select decoder 186 receives a register address signal from the first controller state machine via line 198 which identifies an address in the register for the data to be written to or for data to be read from. The read not write signal via line 200 indicates if a read or a write operation is to take place.

The register byte select decoder 186 is connected to the registers by a series of inputs and outputs 202. These inputs and outputs allow data to be written to or read from the registers 54.

The operation of the bus analyser can be summarised as follows:

- packets from the observed part of the bus which have won the arbitration are input to the watch point comparators 48;
- the packets are compared with the required match conditions stored in the watch point registers 54, assuming that the

preconditions are satisfied;

if there is no match the packet is discarded;

if there is a match, the action defined in the watch point registers 54 will be performed.

5

If the action is a capture function, then the token(s) causing the hit is captured or stored by the capture buffer. Depending on whether an interrupt or a trace is to be performed, the token in the buffer is read out to the debug module or is read by the debug module.

10

If the action is to freeze the source module, the freeze register is updated and the frozen module is unable to win access to the bus 22.

15

The bus analyser 40 can be used in conjunction with performance counters in the debug module to capture selected performance parameters to allow the system software, for example contained in the debug module to tune the parameters of individual application specific modules or bus arbiters. For example the number of requests, responses, specific accesses to specific modules or addresses, errors, cache hits or other performance indicators can be determined.

20

In preferred embodiments of the present invention, the comparators 48 and the watch point buffer 52 are provided close to the bus, for example with the arbiter. The control registers 54 and action logic may be located in the debug module. However in alternative embodiments of the present invention, the elements of the bus analyser may be provided at any suitable location, together or separately. In one preferred embodiment of the present invention, the bus analyser has part of the address space allocated to the debug module even where the bus analyser is not all provided within the debug module. This means that the arbiter does not itself require address space. There is however in alternative embodiments of the present invention, the bus analyser may have its own address space or may share address space with any other suitable component or module.

30

35

In the preferred embodiment of the present invention, the bus analyser observes the requests and responses after arbitration has taken place. It should be appreciated that in preferred
5 embodiments of the present invention the comparison made by the watch point comparators does not delay the normal function of the arbiter. In alternative embodiments of the present invention, the bus analyser can observe the requests and responses prior to arbitration.

10

In the preferred embodiment of the present invention, the bus analyser observes requests and responses on a bus. In alternative
embodiments of the present invention, signals on any other
suitable type of interconnect may be monitored. In some
15 embodiments of the present invention, the debug module 23 is unaware of the nature of the bus.

WE CLAIM

1. A circuit for monitoring information put onto an
5 interconnect by one or more modules, said circuit
comprising:
circuitry for determining if the information on the
interconnect matches one or more conditions; and
circuitry for preventing a module from putting further
10 information onto said interconnect if it is determined that
information on the interconnect matches said one or more
conditions.
- 15 2. A circuit as claimed in claim 1, wherein said information
comprises packets of information.
3. A circuit as claimed in claim 1, wherein said information
comprises requests and responses.
- 20 4. A circuit as claimed in claim 1, wherein said circuitry for
preventing a module from putting further information onto
the interconnect comprises a register.
- 25 5. A circuit as claimed in claim 4, wherein the register
comprises one bit for each module and the value of said bit
determines if the respective module is prevented from
putting further information into the interconnect.
- 30 6. A circuit as claimed in claim 4, wherein a location is
defined in said register for each module, the location
being independent of the address of the module used by the
interconnect.
- 35 7. A circuit as claimed in claim 1, wherein the module which
puts the information onto the interconnect which matches
the one or more conditions is prevented by the preventing

circuitry from being granted access to the interconnect.

8. A circuit as claimed in claim 1, wherein the determining circuitry comprises comparator circuitry which compares the information on the interconnect with one or more match conditions.
9. A circuit as claimed in claim 1, wherein said conditions comprise one or more preconditions and one or more match conditions, said circuitry for preventing a module from putting information onto said interconnect being arranged to preventing said module from putting information onto said interconnect when said one or more preconditions and said one or more match conditions occur.
10. A circuit as claimed in claim 9, wherein one precondition is that the one or more match conditions have occurred a predetermined number of times.
11. A circuit as claimed in claim 9, wherein one precondition is that the circuit is enabled.
12. A circuit as claimed in claim 9, wherein one precondition is that circuitry external to said circuit has been enabled.
13. A circuit as claimed in claim 12, wherein said external circuitry is a latch.
14. A circuit as claimed in claim 9, wherein said match conditions comprise one or more of the following:
an address or address range of the information;
the module or modules which put the information onto the interconnect;
the module or modules which are intended to receive the information on the interconnect; and

the type of transaction to which the information relates.

15. A circuit as claimed in any preceding claim, wherein
storing circuitry is provided to store the information
which satisfies the at least one condition.

16. A circuit comprising:

an interconnect;

one or more modules connected to the interconnect; and

a circuit for monitoring information put onto the
interconnect by one or more modules, said circuit
comprising:

circuitry for determining if the information on the
interconnect matches one or more conditions; and

circuitry for preventing a module from putting further
information onto said interconnect if it is determined that
information on the interconnect matches said one or more
conditions.

17. A circuit as claimed in claim 16, wherein the circuit is an
integrated circuit.

18. A circuit as claimed in claim 16, wherein an arbiter is
provided for arbitrating between the modules to determine
which module is granted access to the interconnect at a
given time, said arbiter being connected to the preventing
circuitry, the arbiter and the preventing circuitry being
arranged so that a module which is prevented from putting
further information onto the interconnect is prevented from
winning an arbitration.

19. A circuit as claimed in claim 18, wherein said determining
circuitry is at least partially in the arbiter.

20. A circuit as claimed in claim 16, wherein said interconnect
is a bus.

21. A circuit as claimed in claim 16, wherein one of said modules comprises a debug module.

5 22. A circuit as claimed in claim 16, wherein said preventing circuit is in said debug module.

23. A circuit as claimed in claim 22, wherein at least part of the determining circuitry is in the debug module.

10

24. A circuit comprising:

an interconnect;

one or more modules connected to the interconnect to put information onto the interconnect;

15

an arbiter for determining which module is permitted to put information onto the interconnect; and

circuitry for preventing a module from putting further information onto said interconnect, said preventing circuitry preventing a module from winning an arbitration carried out by said arbiter.

20

25. A method comprising the steps of:

monitoring information on an interconnect, the information being put onto the interconnect by one or modules;

25

determining if the information on an interconnect satisfies one or more conditions; and

preventing a module from putting information onto an interconnect if it is determined that the information satisfies one or more conditions.

99-TK-262

ABSTRACT

- 5 A circuit for monitoring information put onto an interconnect by one or more modules, said circuit comprising circuitry for determining if the information on the interconnect matches one or more conditions; and circuitry for preventing a module from putting further information onto said interconnect if it is determined that information on the interconnect matches said one or more conditions.

10

11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211

Fig.1.




Fig.2a.




Fig.2b.





Fig.3.







Fig.5.






Fig.6.

Fig. 7.




Fig.8.




Fig.9.





Fig.10.



DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

CIRCUIT FOR MONITORING INFORMATION ON AN INTERCONNECT

the specification of which (check one)

 X is attached hereto.

_____ was filed on _____ as United States Application Serial No. _____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application as defined in Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority Benefits Claimed?

_____	_____	_____	<u> </u> Yes <u> </u> No
(Appl. No.)	(Country)	(Filing Date)	
_____	_____	_____	<u> </u> Yes <u> </u> No
(Appl. No.)	(Country)	(Filing Date)	
_____	_____	_____	<u> </u> Yes <u> </u> No
(Appl. No.)	(Country)	(Filing Date)	

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph

of Title 35, United States Code, §112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Prior U.S. Application(s)

<u>(Application Serial No.)</u>	<u>(Filing Date)</u>	<u>(Status - patented, pending, abandoned)</u>
---------------------------------	----------------------	--

<u>(Application Serial No.)</u>	<u>(Filing Date)</u>	<u>(Status - patented, pending, abandoned)</u>
---------------------------------	----------------------	--

I hereby appoint Theodore E. Galanthay, Reg. No. 24,122; Lisa K. Jorgenson, Reg. No. 34,845; Robert D. McCutcheon, Reg. No. 38,717; and Jeffrey D. Moy, Reg. No. 39,307 as my principal attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith.

Send Correspondence To: Lisa K. Jorgenson
STMicroelectronics, Inc.
1310 Electronics Dr.
Mail Stop 2346
Carrollton, TX 75006

Direct Telephone Calls To: Lisa K. Jorgenson at telephone number (972) 466-7414.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Inventor: Tony Rich

Signature: _____

Date of Signature: _____

Residence:

Citizenship:

Post Office

Address: Same as residence address

Inventor: Dave Edwards

Signature: _____

Date of Signature: _____

Residence:

Citizenship:

Post Office

Address: Same as residence address

Inventor: Andrew Jones

Signature: _____

Date of Signature: _____

Residence:

Citizenship:

Post Office

Address: Same as residence address